

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

The the Application of:

TI-35425

Gerard Chauvel, et al.

Art Unit: 2186

Serial No:

10/632,079

Examiner:

MAILING CERTIFICATE UNDER 37 C.F.R. §1.8(a) I hereby certify that the above correspondence is being deposited with the U.S. Postal Service as First Class Mail in an envelope addressed

to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-

Filed:

July 31, 2003

Conf. No.: 2206

For:

Processor With a Split Stack

TRANSMITTAL LETTER ACCOMPANYING CERTIFIED COPY OF PRIORITY APPLICATION UNDER 35 U.S.C. §119

Commissioner for Patents

P.O. Box 1450

Alexandria, VA 22313-1450

(Com

1450, on March 12, 2004.

Dear Sir:

Submitted herewith is a certified copy of European Patent Application No. 03291908.6 (TI-35425EP), filed on July 30, 2003, in the European Patent Office and from which priority under 35 U.S.C. §119 is claimed for the above-identified application.

Respectfully submitted,

Robert & Markel 1

Robert D. Marshall, Jr. Attorney for Applicant

Reg. No. 28,527

Texas Instruments Incorporated P.O. Box 655474, MS 3999 Dallas, TX 75265 (972) 917-5290

The state of

,

TI -35425EP FOR: S/N 10/632, 079



Europäisches **Patentamt**

European **Patent Office** Office européen des brevets

(TI-35425)

Bescheinigung

Certificate

Attestation

Die angehefteten Unterlagen stimmen mit der ursprünglich eingereichten Fassung der auf dem nächsten Blatt bezeichneten europäischen Patentanmeldung überein.

The attached documents are exact copies of the European patent application described on the following page, as originally filed.

Les documents fixés à cette attestation sont conformes à la version initialement déposée de la demande de brevet européen spécifiée à la page suivante.

Patentanmeldung Nr.

Patent application No. Demande de brevet n°

03291908.6

Der Präsident des Europäischen Patentamts; Im Auftrag

For the President of the European Patent Office

Le Président de l'Office européen des brevets p.o.

R C van Dijk

•



Anmeldung Nr:

Application no.: _03291908.6

Demande no:

Anmeldetag:

Date of filing: 30.07.03

Date de dépôt:

Anmelder/Applicant(s)/Demandeur(s):

Texas Instruments Inc.
7839 Churchill Way,
M/S 3999
Dallas,
Texas 75251
ETATS-UNIS D'AMERIQUE
Texas Instruments France
Avenue Bel Air BP5
06271 Villeneuve Loubet Cedex,
Nice
FRANCE

Bezeichnung der Erfindung/Title of the invention/Titre de l'invention: (Falls die Bezeichnung der Erfindung nicht angegeben ist, siehe Beschreibung. If no title is shown please refer to the description.
Si aucun titre n'est indiqué se referer à la description.)

A processor with a split stack

In Anspruch genommene Prioriät(en) / Priority(ies) claimed /Priorité(s) revendiquée(s)
Staat/Tag/Aktenzeichen/State/Date/File no./Pays/Date/Numéro de dépôt:

US/31.07.02/US 400391 P

Internationale Patentklassifikation/International Patent Classification/Classification internationale des brevets:

G06F9/00

Am Anmeldetag benannte Vertragstaaten/Contracting states designated at date of filing/Etats contractants désignées lors du dépôt:

AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR LI

	** : ** : ** : ** : ** : ** : ** : **			
			*	
			***	***
				w · ·
		Orași de la companie	The second secon	The second secon
	* , * .	*		
•			,	
	·			T 2
a i milita i i i i i i i i i i i i i i i i i i				•
	7 1, 7			
	* ** .		* 000	
t and				31
·	4 4		- 	
		•		
				•

A PROCESSOR WITH A SPLIT STACK

FIELD OF THE INVENTION

The present invention relates generally to processors and more particularly to a processor capable of executing a stack-based instruction set and a non-stack based instruction set.

BACKGROUND OF THE INVENTION

Many types of electronic devices are battery operated and thus preferably consume as little power as possible. An example is a cellular telephone. Further, it may be desirable to implement various types of multimedia functionality in an electronic device such as a cell phone. Examples of multimedia functionality may limitation, games, audio decoders, include, without desirable cameras, etc. It is thus to implement functionality in an electronic device in a way that, all else being equal, is fast, consumes as little power as possible and requires as little memory as possible. Improvements in this area are desirable.

SUMMARY OF THE INVENTION

Methods and apparatuses are disclosed for implementing a multistack processor. In some embodiments, the processor includes a main stack and a micro-stack. The micro-stack preferably is implemented in the core of the processor, whereas the main stack may be implemented in areas that are external to the core of the processor. Operands are preferably provided to an arithmetic logic unit (ALU) by the micro-stack, and in some cases, operands may be fetched from the main stack. By optimizing the size of the micro-stack, the number of operands fetched from the main stack may be reduced, and consequently the processor's power consumption may be reduced.

NOTATION AND NOMENCLATURE

Certain terms are used throughout the following description and claims to refer to particular system components. As one skilled in the art will appreciate, semiconductor companies may refer to a component by different names. This document does not intend to distinguish between components that differ in name but not function. In the following discussion and in the claims, the terms "including" and "comprising" are used in an open-ended fashion, and thus should be interpreted to mean "including, but not limited to...." Also, the term "couple" or "couples" is intended to mean either an indirect or direct connection. Thus, if a first device couples to a second device, that connection may be through a direct connection, or through an indirect connection via other devices and connections.

BRIEF DESCRIPTION OF THE DRAWINGS

For a more detailed description of the preferred embodiments of the present invention, reference will now be made to the accompanying drawings, wherein:

Figure 1 shows a diagram of a system in accordance with preferred embodiments of the invention and including a Java Stack Machine ("JSM") and a Main Processor Unit ("MPU");

Figure 2 shows a block diagram of the JSM of Figure 1 in accordance with preferred embodiments of the invention;

Figure 3 shows various registers used in the JSM of Figures 1 and 2;

Figures 4A-C depict stack management in the event of an overflow condition;

Figure 5A-C depict stack management in the event of an underflow condition; and

Figure 6 depicts an exemplary embodiment of the system described herein.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The following discussion is directed to various embodiments of the invention. Although one or more of these embodiments may be preferred, the embodiments disclosed should not be interpreted, or otherwise used, as limiting the scope of the disclosure, including the claims, unless otherwise specified. In addition, one skilled in the art will understand that the following description has broad application, and the discussion of any embodiment is meant only to be exemplary of that embodiment, and not intended to intimate that the scope of the disclosure, including the claims, is limited to that embodiment.

The subject matter disclosed herein is directed to a programmable electronic device such as a processor. The processor described herein is particularly suited for executing JavaTM bytecodes or comparable, code. As is well known, Java is particularly suited for embedded applications. Java is a relatively "dense" language meaning that on average each instruction may perform a large functions compared to various other programming The dense nature of Java is of particular benefit for languages. portable, battery-operated devices that preferably include as little memory as possible to save space and power. The reason, however, for executing Java code is not material disclosure or the claims that follow. The processor described herein may be used in a wide variety of electronic systems. way of example and without limitation, the Java-executing processor described herein may be used in a portable, batteryoperated cell phone. Further, the processor advantageously

includes one or more features that reduce the amount of power consumed by the Java-executing processor.

Referring now to Figure 1, a system 100 is shown in accordance with a preferred embodiment of the invention. As shown, system includes at least two processors 102 and 104. Processor 102 is referred to for purposes of this disclosure as a Java Stack Machine ("JSM") and processor 104 may be referred to as a System 100 may also include an Main Processor Unit ("MPU"). external memory 106 coupled to both the JSM 102 and MPU 104 and thus accessible by both processors. The external memory 106 may exist on a separate chip than the JSM 102 and the MPU 104. At least a portion of the external memory 106 may be shared by both processors meaning that both processors may access the same shared memory locations. Further, if desired, a portion of the external memory 106 may be designated as private to one processor System 100 also includes a Java Virtual Machine or the other. 108, compiler 110, and a display 114. ("MVC") The JSM 102 preferably includes an interface to one or more input/output ("I/O") devices such as a keypad to permit a user to control various aspects of the system 100. In addition, data streams may be received from the I/O space into the JSM 102 to be processed by the JSM 102. Other components (not specifically shown) may include, without limitation, a battery and an analog transceiver to permit wireless communications with other devices. above, while system 100 may be representative of, or adapted to, a wide variety of electronic systems, an exemplary electronic system may comprise a battery-operated, mobile cell phone.

As is generally well known, Java code comprises a plurality of "bytecodes" 112. Bytecodes 112 may be provided to the JVM 108, compiled by compiler 110 and provided to the JSM 102 and/or MPU 104 for execution therein. In accordance with a preferred embodiment of the invention, the JSM 102 may execute at least

and generally most, of the Java bytecodes. When appropriate, however, the JSM 102 may request the MPU 104 to execute one or more Java bytecodes not executed or executable by In addition to executing Java bytecodes, the MPU the JSM 102. 104 also may execute non-Java instructions. The MPU 104 also hosts an operating system ("O/S") (not specifically shown), which performs various functions including system memory management, the system task management that schedules the JVM 108 and most or all other native tasks running on the system, management of the display 114, receiving input from input devices, etc. Without limitation, Java code may be used to perform any one of a variety including multimedia, games applications or web based applications in the system 100, while non-Java code, which may comprise the O/S and other native applications, may still run on the system on the MPU 104.

The JVM 108 generally comprises a combination of software and The software may include the compiler 110 and the hardware may include the JSM 102. In accordance with preferred embodiments of the invention, the JSM 102 may execute at least two instruction sets. One instruction set may comprise standard Java bytecodes. As is well-known, Java bytecode is a stack-based intermediate language in which instructions generally target a For example, an integer add ("IADD") Java instruction pops two integers off the top of the stack, adds them together, and pushes the sum back on the stack. As will be explained in detail below, the JSM 102 comprises а stack-based architecture with various features that accelerate the execution of stack-based Java code, where the stack may include multiple portions that exist in different physical locations.

Another instruction set executed by the JSM 102 may include instructions other than standard Java instructions. In accordance with at least some embodiments of the invention, other

instruction sets may include register-based and memory-based operations to be performed. This other instruction set generally complements the Java instruction set and, accordingly, may be referred to as a complementary instruction set architecture ("C-By complementary, it is meant that the execution of more complex Java bytecodes may be substituted by a "micro-sequence" comprising one or more C-ISA instructions that permit address calculation to readily "walk through" the JVM data structures. micro-sequence also include may one The execution of Java may be made more efficient instructions. and run faster by replacing some sequences of bytecodes by preferably shorter and more efficient sequences of C-ISA The two sets of instructions may be used in a complementary fashion to obtain satisfactory code density and efficiency. As such, the JSM 102 generally comprises a stackbased architecture for efficient and accelerated execution of Java bytecodes combined with a register-based architecture for executing register and memory based C-ISA instructions. architectures preferably are tightly combined and integrated through the C-ISA.

Figure 2 shows an exemplary block diagram of the JSM 102. As shown, the JSM includes a core 120 coupled to a data storage 122 and an instruction storage 130. Storage 122 and preferably integrated, along with core 120, on the same JSM chip. Integrating storage 122 and 130 on the same chip as the core 120 may reduce data transfer time from storage 122 and 130 to the core 120. The core 120 may include one or more components as shown. Such components preferably include a plurality registers 140, three address generation units ("AGUs") 142, 147, micro-translation lookaside buffers (micro-TLBs) 144, multi-entry micro-stack 146, an arithmetic logic unit ("ALU") 148, a multiplier 150, decode logic 152, and instruction fetch logic 154. In general, operands may be retrieved from a main

stack and processed by the ALU 148, where the main stack may include multiple portions that exist in different physical locations. For example, the main stack may reside in external memory 106 and/or data storage 122. Selected entries from the main stack may exist on the micro-stack 146. In this manner, selected entries on the micro-stack 146 may represent the most current version of the operands in the system 100. Accordingly, operands in external memory 106 and data storage 122 may not be coherent with the versions contained on the micro-stack 146. A plurality of flags 158 preferably are coupled to the micro-stack 146, where the flags 158 indicate the validity of data on the micro-stack 146 and whether data on the micro-stack 146 has been modified. Also, stack coherency operations may be performed by examining the flags 158 and updating the main stack with valid operands from the micro-stack 146.

The micro-stack 146 preferably comprises, at most, entries of the main stack that is implemented in data storage 122 and/or external memory 106. The micro-stack 146 preferably comprises a plurality of gates in the core 120 of the JSM 102. By implementing the micro-stack 146 in gates (e.g., registers) in the core 120 of the JSM 102, access to the data contained on the micro-stack 146 is generally very fast. Therefore data access time may be reduced by providing data from the micro-stack 146 instead of the main stack. General stack requests are provided by the micro-stack 146 unless the micro-stack 146 cannot fulfill the stack requests. For example, when the micro-stack 146 is in an overflow condition or when the micro-stack 146 is in an underflow condition (as will be described below), general stack requests may be fulfilled by the main stack. By analyzing trends of the main stack, the value of n, which represents the size of the micro-stack 146, may be optimized such that a majority of general are fulfilled by the micro-stack 146. requests and therefore may provide requested data in fewer cycles.

result, power consumption of the system 102 may be reduced. Although the value of n may vary in different embodiments, in accordance with at least some embodiments, the value of n may be the top eight entries in the main stack. In this manner, about 98% of the general stack accesses may be provided by the microstack 146, and the number of accesses to the main stack may be reduced.

Instructions may be fetched from instruction storage 130 by fetch and decoded by decode logic 152. The 154 address generation unit 142 may be used to calculate addresses based, at least in part on data contained in the registers 140. 142 may calculate addresses for C-ISA instructions. The AGUs 142 may support parallel data accesses for C-ISA instructions that perform array or other types of processing. AGU 147 couples to and may manage overflow the micro-stack 146 and underflow conditions on the micro-stack 146 preferably in parallel. micro-TLBs 144, 156 generally perform the function of a cache for the address translation and memory protection information bits that are preferably under the control of the operating system running on the MPU 104.

Referring now to Figure 3, the registers 140 may include 16 registers designated as RO-R15. Registers RO-R3, R5, R8-R11 and R13-R14 may be used as general purposes ("GP") registers usable for any purpose by the programmer. Other registers, and some of the GP registers, may be used for specific functions. For example, registers R4 and R12 may be used to store two program counters. Register R4 preferably is used to store the program counter ("PC") and register R12 preferably is used to store a micro-program counter ("micro-PC"). In addition to use as a GP register, register R5 may be used to store the base address of a portion of memory in which Java local variables may be stored when used by the current Java method. The top of the micro-stack

146 is reflected in registers R6 and R7. The top of the microstack 146 has a matching address in external memory 106 pointed The operands contained on the micro-stack 146 to by register R6. are the latest updated values, while their corresponding values in external memory 106 may or may not be up to date. Register R7 provides the data value stored at the top of the micro-stack 146. Registers R8 and R9 may also be used to hold an address index 0 ("AIO") and an address index 1 ("AII"), which may be used in calculating addresses in memory generated by various bytecodes, for example, the result of an IADD instruction. Register R14 may also be used to hold the indirect register index ("IRI") that also may be used in calculating memory addresses. Register R15 may be used for status and control of the JSM 102. .As one status/control bit (called the "Micro-Sequence-Active" bit) may indicate if the JSM 102 is executing a "simple" "complex" instruction through instruction ora This bit controls in particular, which program sequence." (PC) or R12 (micro-PC) to fetch the next counter is used R4 A "simple" bytecode instruction is generally one in instruction. which the JSM 102 may perform an immediate operation either in a single cycle (e.g., an IADD instruction) or in several cycles (e.g., "dup2 x2"). A "complex" bytecode instruction is one in which several memory accesses may be required to be made within the JVM data structure for various verifications (e.g., NULL pointer, array boundaries). Because these data structure are thus may change from generally JVM-dependent and implementation to another, the software flexibility of the microsequence provides a mechanism for various JVM optimizations now known or later developed.

The second, register-based, memory-based instruction set may comprise the C-ISA instruction set introduced above. The C-ISA instruction set preferably is complementary to the Java bytecode

instruction set in that the C-ISA instructions may be used to accelerate or otherwise enhance the execution of Java bytecodes.

The ALU 148 adds, subtracts, and shifts data. The multiplier 150 may be used to multiply two values together in one or more cycles. The instruction fetch logic 154 generally fetches instructions from instruction storage 130. The instructions may be decoded by decode logic 152. Because the JSM 102 is adapted to process instructions from at least two instruction sets, the decode logic 152 generally comprises at least two modes of operation, one mode for each instruction set. As such, the decode logic unit 152 may include a Java mode in which Java instructions may be decoded and a C-ISA mode in which C-ISA instructions may be decoded.

The data storage 122 generally comprises data cache ("D-cache") 124 and data random access memory ("D-RAM") 126. Reference may be made to US patent applications Serial nos. 09/591,537, 09/591,656 and 09/932,794. The main stack, arrays and noncritical data may be stored in the D-cache 124, while Java local variables, critical data and non-Java variables (e.g., C, C++) may be stored in D-RAM 126. The instruction storage 130 may comprise instruction RAM ("I-RAM") 132 and instruction cache ("Icache") 134. The I-RAM 132 may be used for "complex" microsequenced bytecodes or micro-sequences or predetermined sequences of code, as will be described below. The I-cache 134 may be used to store other types of Java bytecode and mixed Java/C-ISA instructions.

As noted above, the C-ISA instructions generally complement the standard Java bytecodes. For example, the compiler 110 may scan a series of Java bytes codes 112 and replace one or more of such bytecodes with an optimized code segment mixing C-ISA and bytecodes and which is capable of more efficiently performing the

function(s) performed by the initial group of Java bytecodes. In at least this way, Java execution may be accelerated by the JSM 102.

As noted above, the micro-stack 146 includes a finite number of entries, and therefore overflow and underflow conditions may occur. Figures 4A-C depict an overflow condition of the microstack 146. Note that although the micro-stack 146 shown containing four entries, preferred shown 4A-C is Figures embodiments may have any number of entries. As shown in Figure 4A, the micro-stack 146 may include data values or operands A and B, for example as the result of pushing A and B on the microstack 146. Stack pointers 162 and 164 reflect the top of the micro-stack 146 and the top of the main stack 160 respectively. When new data values are pushed on the micro-stack 146, the flags 158 may be enabled (indicated by EN in the Figures) to indicate that the new data is valid. A lack of EN in a flag 158 indicates invalid data. Operands pushed on the micro-stack 146 generally are not pushed on a main stack 160. Operands A' and B' indicate the place of the data in the main stack, but these entries are not coherent with the corresponding micro-stack entries A and B. Coherence may be achieved if A and B are written to main memory during an overflow condition or flushing, as explained below. The main stack pointer 164 is updated at every push or pop. indicated above, the main stack 160 may exist in external memory 106 and/or data storage 122, and the main stack 160 may be larger than the micro-stack 146.

Figure 4B shows operands C and D pushed on the micro-stack 146, where the micro-stack 146 is now full. Operands are pushed on the micro-stack 146 in a cyclical manner such that when the micro-stack 146 is full, the data at the bottom of the micro-stack 146 (which in this example is operand A) is overwritten. As operands are pushed into entries of the micro-stack 146, the flag 158

associated with each entry may be checked for validity. If the flag 158 indicates that the data in an entry, where a new push is performed, is valid (i.e., flag 158 enabled), then the entry must be copied on the main stack 160 prior to pushing the next data operand on the micro-stack 146. Figure 4C depicts the result of pushing operand E on the full micro-stack 146 shown in Figure 4B. When the micro-stack 146 is full (shown in Figure 4B), the bottom of the micro-stack 146 is moved into the main stack 160 at an address value equal to the stack pointer 164 minus the number of entries n on the micro-stack 146. For example, Figure 4B shows the micro-stack 146 including 4 entries and the stack pointer 164 indicating the top of the main stack 160. In this example, prior to overwriting operand A on the micro-stack 146 with operand E, operand A is copied to an address that is four entries less than the address indicated by the stack pointer 164. Thus, operand A from the micro-stack 164 is written to the main stack as indicated in Figure 4C.

Figures 5A-C depict an underflow condition of the micro-stack 146 shown in Figure 4C. Referring to Figure 5A, operand E is popped off the micro-stack 146 and then operand D is popped off the micro-stack 146. As operands are popped off of the micro-stack 146 the corresponding flag 158 is invalidated and the stack pointers 162 and 164 are decremented. Figure 5B illustrates a bytecode that provides operands B and C to the ALU 148. The ALU 148 produces a result Z, which is placed back on the micro-stack 146, and the flag 158 is enabled as shown. If a subsequent bytecode requires operand Z as well as another operand that is not on the micro-stack 146, an underflow occurs. Flag 158 is preferably checked for valid data prior to executing bytecodes to determine whether the required data is present on the micro-stack 146. For example, Figure 5C depicts a bytecode requiring operand Z in addition to operand A, which is not on the micro-stack 146. Since flag 158 associated with operand A is not enabled in Figure

5B, operand A is fetched from the main stack 160. In some embodiments, multiple operands may be fetched simultaneously from the main stack 160. In addition, other embodiments include prefetching the operands from the main stack 160.

Flags 158 may include a register with bits allocated for each entry in the micro-stack 146, or alternatively flags 158 may include a read pointer and a write pointer. The read pointer is preferably updated on each stack instruction execution. For example, during an IADD instruction, the read pointer may decrement itself once for each operand that is popped off the stack, and then increment itself once to write the result of the operand back on the stack. The write pointer is preferably updated during an underflow or an overflow. By comparing the values of the read pointer and the write pointer, overflow and underflow conditions can be detected.

As noted previously, system 100 may be implemented as a mobile cell phone such as that shown in Figure 6. As shown, a mobile communication device includes an integrated keypad 412 and display 414. The JSM 102 and MPU 104 and other components may be included in electronics package 410 connected to the keypad 412, display 414, and radio frequency ("RF") circuitry 416. The RF circuitry 416 may be connected to an antenna 418.

While the preferred embodiments of the present invention have been shown and described, modifications thereof can be made by one skilled in the art without departing from the teachings of the invention. The embodiments described herein are exemplary only, and are not intended to be limiting. Many variations and modifications of the invention disclosed herein are possible and are within the scope of the invention. Accordingly, the scope of protection is not limited by the description set out above. Each

and every claim is incorporated into the specification as an embodiment of the present invention.

CLAIMS

- 1. A system, comprising:
 - a main stack;
 - a micro-stack coupled to the main stack;
 - a data flag coupled to the micro-stack;
 - a stack pointer;

wherein the micro-stack resides in the core of a processor and the main stack resides outside of the core of the processor; wherein the stack pointer indicates the top of the main stack; and

wherein the data flag indicates valid data in the micro-stack.

- 2. The system of claim 1, further comprising a computing engine coupled to the micro-stack, wherein the computing engine executes stack-based instructions.
- 3. The system of claim 2, wherein the micro-stack provides the computing engine with an operand.
- 4. The system of any one of claims 1 to 3, wherein data are written to the micro-stack and wherein data are written to the main stack when the micro-stack is flushed.
- 5. The system of any one of claims 1 to 4, wherein data are written to the micro-stack and wherein data are written to the main stack during an overflow condition.
- 6. The system of any one of claims 1 to 5, wherein the data flag indicates coherence between the main stack and the microstack.

- 7. The system of claim 6, wherein coherency is established by examining the data flag and updating the main stack with values from the micro-stack.
- 8. The system of any one of claims 1 to 7, wherein the microstack transfers data to the main stack when the micro-stack is full.
- 9. The system of any one of claims 1 to 8, wherein the microstack retrieves data from the main stack when the micro-stack is empty.
- 10. The system of any one of claims 1 to 9, wherein the size of the micro-stack is optimized for increased performance.
- 11. A method of managing a stack-based system, comprising:

loading data on a micro-stack and a main stack, wherein the micro-stack resides in the core of a processor, and the main stack resides outside of the core of a processor;

associating a data flag with each data loaded in the microstack:

determining the status of the data in the micro-stack; and providing data to a compute engine from either the main stack or the micro-stack depending on the status of the data in the micro-stack.

- 12. The method of claim 11, wherein the data flag indicates the validity of the data in the micro-stack.
- 13. The method of claim 12, wherein the data flag indicates that the data in the micro-stack is valid and the data provided to the compute engine comes from the micro-stack.

- 14. The method of claim 12, wherein the data flag indicates that the data in the micro-stack is invalid and the data provided to the compute engine comes from the main stack.
- 15. The method of any one of claims 12 to 14, further comprising transferring data from the micro-stack to the main stack if valid data is going to be overwritten.
- 16. The method of any one of claims 12 to 15, further comprising transferring data from the main stack to the microstack if requested data is invalid.
- 17. The method of any one of claim 11 to 16, wherein the data flag includes a read pointer and a write pointer.
- 18. The method of any one of claims 11 to 17, wherein the data flag includes valid bits.
- 19. The method of any one of claims 11 to 18, further comprising removing data from the micro-stack and disabling the valid data flag associated with each data removed from the micro-stack.
- 20. The method of any one of claims 11 to 19, wherein the size of the micro-stack is adapted to provide reduced power consumption.

				4.	
3			• Ç		
	_				


A PROCESSOR WITH A SPLIT STACK


ABSTRACT

Methods and apparatuses are disclosed for implementing a processor with a split stack. In some embodiments, the processor includes a main stack and a micro-stack (146). The micro-stack (146) preferably is implemented in the core of the processor (102), whereas the main stack may be implemented in areas that are external to the core of the processor. Operands are preferably provided to an arithmetic logic unit (ALU) by the micro-stack, and in the case of underflow (micro-stack empty), operands may be fetched from the main stack. Operands are written to the main stack during overflow (micro-stack full) or by explicit flushing of the micro-stack. By optimizing the size of the micro-stack, the number of operands fetched from the main stack may be reduced, and consequently the processor's power consumption may be reduced.

Figure 2

,	-3		
•			
i			
1			
,			
1			





Y

R0	GENERAL PURPOSE (GP)
R1	GENERAL PURPOSE (GP)
R2	GENERAL PURPOSE (GP)
R3	GENERAL PURPOSE (GP)
R4	PROGRAM COUNTER (PC)
R5	GENERAL PURPOSE/LOCAL VARIABLE POINTER (LV)
R6	STACK POINTER (SP)
R7	TOP OF STACK (TOS)
. R8	GENERAL PURPOSE/ADDRESS INDEX 0 (AI0)
R9	GENERAL PURPOSE/ADDRESS INDEX 1 (AI1)
R10	GENERAL PURPOSE (GP)
R11	GENERAL PURPOSE (GP)
R12	MICRO-PROGRAM COUNTER (MICRO-PC)
R13	GENERAL PURPOSE (GP)
R14	GENERAL PURPOSE/INDIRECT REGISTER INDEX (IRI)
R15	STATUS AND CONTROL (ST)

FIGURE 3

FIGURE 4A




FIGURE 4B

